We will demonstr ate a har dwar e and fir mwar e solution for a complete fully pipelined multi-cr ate tr igger system that takes advantage of the elegant high speed VXS ser ial extensions for VME. This tr igger system includes thr ee sections star ting with the fr ont end cr ate tr igger pr ocessor (CTP), a global Sub-System Processor (SSP) and a Trigger Supervisor that manages the timing, synchr onization and fr ont end event r eadout. Within a fr ont end cr ate, tr igger infor mation is gather ed fr om each 16 Channel, 12bit Flash ADC module at 4nS inter vals via the VXS backplane, to a Cr ate Tr igger Pr ocessor (CTP). Each Cr ate Tr igger Pr ocessor r eceives these 500MB/S VXS links fr om the 16 FADC-250 modules, aligns skewed data inher ent of Aur or a pr otocol, and per for ms r eal time cr ate level tr igger algor ithms. The algor ithm r esults ar e encoded using a Reed-Solomon technique and tr ansmission of this Level 1 tr igger data is sent to the SSP using a multi-fiber link. The multi-fiber link achieves an aggr egate tr igger data tr ansfer r ate to the global tr igger at 8Gb/s. The SSP r eceives and decodes Reed-Solomon er r or cor r ecting tr ansmission fr om each cr ate, aligns the data, and per for ms the global level tr igger algor ithms. The entir e tr igger system is synchr onous and oper ates at 250MHz with the Tr igger Super visor managing not only the fr ont end event r eadout, but also the distr ibution of the cr itical timing clocks, synchr onization signals, and the global tr igger signals to each fr ont end r eadout cr ate. These signals ar e distr ibuted to the fr ont end cr ates on a separ ate fiber link and each cr ate is synchr onized using a unique encoding scheme to guar antee that each fr ont end cr ate is synchr onous with a fixed latency, independent of the distance between each cr ate. The over all tr igger signal latency is <3uS, and the pr oposed 12GeV exper iments at J effer son Lab r equir e up to 200KHz Level 1 tr igger r ate.
I. INTRODUCTION
The 12GeV high luminosity experiments planned at Jefferson Lab will rely on multiple VXS [1] Front End Crates for data acquisition and formation of the Level 1 trigger using detector energy summation. L1 trigger rates are expected to be <=200KHz for the GlueX experiment in Hall D [2] , and >=10KHz for the CLAS12 experiment in Hall B [3] . We have designed and constructed several of the essential custom trigger modules and assembled the prototype units in a two crate Level 1 trigger 'test stand'. The custom JLAB VXS trigger modules are described below:
• JLAB FADC-250 [4] -16 Channel 10 bit 4ns flash ADCs -SUM data transferred using Xilinx Gigabit transceivers. 2 This paper is focused on the initial trigger test stand that includes only two VXS crates, two Crate Trigger Processors, two Trigger Interface modules, and two Signal Distribution modules. One of the Trigger Interface modules is used as the trigger supervisor and distributes the master sampling clock used for the flash ADC modules, the synchronizing signals, and also the trigger signals. We have not completed the module prototype designs for the global trigger functions, and these modules will not be described in detail.
II. TEST STAND CONFIGURATION
A single master clock is used in the Trigger Interface unit that is configured as the trigger supervisor for the test stand system. This clock is a low jitter, 250MHz low voltage pECL output device which directly drives an AD9510. The AD9510 features ultra low additive jitter (300fs) and provides an easy method to derive divided clock frequencies, and to synchronize each clock output.
The 250MHz clock and CLKSync signal is driven directly to a HFBR-7934 fiber optic transceiver. The CLKSync signal is used to create a fixed latency clock signal to accommodate the various distances of each front-end crate from the master clock source. The HFBR fiber module has four transmitters and four receivers, so we use the other fibers for Trigger signals and to carry a Busy signal from each crate to the trigger supervisor.
A Trigger Interface module is required in each front end crate and receives the Clock, Sync, and Trigger signals from the trigger supervisor. The Trigger Interface also sends information to the trigger supervisor over the optical link, for detection of a front-end Busy signal.
Each crate's Trigger Interface connects to the B switch, or Signal Distribution (SD) module. The Signal Distribution module is connected to each FADC-250 module in the crate using the elegant high speed differential pairs provided by the VXS standard. We drive these pairs with low skew pECL components to distribute the low jitter 250MHz clock, Sync and Trigger signals to each FADC-250 module in the front-end crate. We have achieved <4ps RMS jitter for the 250MHz clock that is distributed to each FADC-250. Fig 2 shows the clock period jitter statistics for the 250MHz sample clock that is measured after 150m of fiber, and several clock distribution circuits.
Fig 2. Clock period jitter statistics from Tektronix DSA70000
Detector signals are connected to the sixteen channel Flash ADC modules. Up to sixteen FADC-250 modules can be used in one VXS crate, which results in 256 channels per VXS crate. Each front end crate has a dual star VITA-41 backplane [1] , where each of the FADC-250 modules are connected to each of the switch slots by up to four high speed full duplex point-to-point serial links. The high speed serial lines are driven directly from Xilinx V4FX20 devices on the FADC-250 and received by the A switch or, Crate Trigger Processor (CTP). The CTP uses three Virtex V devices to accommodate all of the serial lanes from each FADC-250. The FADC-250 digitally sums the data from each input channel for each 4ns sample, and sends the 16 bit board sum to the CTP using a 2.5Gbps transmission rate and Xilinx's Aurora protocol [6] . The board sum data transfer rate is equivalent to 500MB/s
The CTP adds each of the FADC-250 board sums, and the final crate sum threshold level threshold is programmable. The CTP final crate sum is a 20 bit value which is transmitted to the Sub-System Processor (SSP) over the fiber optic multifiber module. Using the multiple fiber connection, we can achieve up to 8Gbps from each CTP. Because we do not have a SSP prototype, we use the second CTP module in SSP mode. This way we can sum the signals from two crates and send the final trigger signal to the trigger supervisor and initiate readout of the data that is stored in the FADC-250 front end buffers.
III. CLOCK SYNCHRONIZATION, AND FIXED TRIGGER LATENCY
The front-end FADC-250 modules demand a low-jitter clock signal and distribution of the 250MHz clock, synchronization signals, and trigger signals. This is accomplished with a Gigabit multi fiber optic driver, careful component selection, and circuit board layout techniques to achieve <3ps jitter.
Front End Crates are located at various distances from the Global Trigger crate, and the time differences are compensated at each crate to achieve a synchronous sampling system and fixed latency trigger time. The Trigger Interface module in each front end crate manage the compensation with the use of a Manchester encoded CLKSYNC signal.
The CLKSYNC signal is a 250Mbps serial line that operates very similarly to a standard UART operating in synchronous mode. This serial link allows a 4bit command to be sent at chosen 4ns points in time. CLKSYNC is synchronized to the master clock CLK250 and is sampled every cycle. The line is considered to be idle when more than 4 samples in a row are read as logic '1'. A command is sent between idle times by sending first a '0' followed by the 4bits that comprise the command, LSB first. After the command has been sent a final '1' is sent so that the line will return back to the IDLE state. The encoding portion of this serial protocol is performed on the trigger supervisor. The TI decodes the CLKSYNC signal (Manchester and command). Careful design in minimizing CLKSYNC to the distributed master CLK250 skew guarantees a fixed latency link.
The CLKSYNC link is used in conjunction with a synchronous FIFO to enforce a fixed latency on the serial trigger link. On the Trigger Interface (TI) module the parallel output of the TLK1501 is clocked into a FIFO using the TLK1501's recovered clock (62.5MHz) and data valid signal. Data words are clocked out of the FIFO using a 62.5MHz clock derived from (and in phase with) the system CLK250. At startup the FIFO is reset (0 words) and reading the FIFO is disabled. No words are written into the FIFO since the trigger supervisor is not yet transmitting data words on the trigger link (i.e. received data valid signal is not asserted). Acceptance of triggers by the trigger supervisor is also disabled. The trigger supervisor starts transmission (time words) on the trigger link, and after a fixed number of 62.5MHz clock cycles issues a PREFILL command on the CLKSYNC line. In response to the PREFILL command, the Trigger Interface enables continuous readout of the FIFO. There must always be a nonzero number of words in the FIFO to maintain a fixed latency link. This will be true if the number of words pre-filled into the FIFO x 16 ns is greater than the latency uncertainty of the link. In the case of the TLK1501, several words (e.g. 3 or 4) are enough.
The trigger supervisor must always be transmitting valid data to maintain the fixed latency of the link The fiber module shown in Fig 3 is a POP4 compliant 4 channel Rx/Tx fiber module with 4 lanes @ 3.125Gbps per lane using 8b/10b encoding/decoding. This device is compact and can interface directly to the Xilinx Virtex family of Gigabit Transceivers. We have tested our system with fiber lengths of 50m and 150m to show the performance, and the longest fiber length that will be used in the experimental areas is <150m.
IV. TRIGGER DATA ALIGNMENT METHODS
Energy sum trigger data sent from each FADC-250 module to the VXS switch slot, our Crate Trigger Processor, and is transported by use of the Xilinx V4FX20 multi-gigabit transceivers. Two lanes @2.5Gbps from each FADC-250 payload module are transmitted to the CTP switch slot using Xilinx's Aurora protocol on the VXS backplane. The energy sum transfer rate is 500MB/s from each FADC-250 payload module to the Crate Trigger Processor switch module. The Xilinx transceivers have a receive ready signal that is used to control the FIFO write enable, and multiple serial transceivers are OR'ed to control the read enable of the FIFO. The alignment method shown in Fig 4 provides critical alignment of the 16 bit energy sum data from the FADC-250 modules. Thirty-two bit values clocked at 125MHz is de-multiplexed at the 250MHz rate. Finally these 16 bit board sum values are added and the resultant sum of sixteen FADC-250 modules is a 20 bit value. The 20 bit final sum value is multiplexed to a 40 bit word at 125MHz and sent to the output FIFO. Four multigigabit transceivers are used to transmit the final crate sum data which provides up to 64 bits of data. 40 bits are used for the energy sum and the remaining 24 bits will be used for a Reed Solomon error correction encoding technique. The four Xilinx multi-gigabit transceivers are coupled directly to the quad HFBR-2934 fiber optic transceiver. The multi-fiber optic cable uses 4full duplex serial connections @2.5Gbps for an aggregate transfer rate of 10Gbps. 8/10b encoding reduces the data transfer to 8Gb/s or 1GB/s from each Crate Trigger Processor. Note that the same alignment method is used to compensate for the different fiber lengths from different front end crate locations. We configured four FADC-250 modules in one crate, and two FADC-250 modules in the second crate. Both crates use a Trigger Interface, Signal Distribution, and Crate Trigger Processor boards. We use a custom built VME pulse fan-out unit to distribute 16 pulses to the FADC-250 modules. There is no set channel distribution, and during the testing cycle, the same results are measured independent of where the sixteen input channels were connected. The sum value from the six FADC-250 modules was combined from both crates and a trigger signal is created when the total sum crosses a threshold that is programmed into the Crate Trigger Processor. The final trigger signal is wired to the trigger interface which initiates a VME readout cycle. Raw data samples from the FADC-250 buffers can be readout, or the FADC-250 can be programmed to readout only the sum value of points within a window, or more appropriately described as pulse charge mode. The latter method reduces the amount of data transferred over the VME bus for each trigger. The CTP also has a feature to store a history of the sum values and the resultant sum waveform can be readout on demand. VME readout is performed using Motorola 6100 controllers in each crate, and we use VME-SST to achieve >110MB/s transfer rates. 
VII. RESULTS
The plots in Fig 7 show the measurements acquired from the two crate level 1 test stand setup. The input signal wave shape is shown, and the global sum waveform capture from the Crate Trigger Processor shows the sum of all sixteen input channels that are distributed among the six FADC-250 modules. We used a burst of three, 40ns pulses to simulate a high trigger rate to all inputs that were connected to the signal fan-out module.
Our custom designed flash ADC and trigger processing modules function together in a two crate test system that successfully demonstrates high speed digital summing, low jitter precision clock and synchronization plus pipelined data techniques. VME SST has been successfully implemented to read out both 'raw' data mode and pulse charge mode.
Sustained trigger rates of 175 KHz at 40MB/s have been achieved, and with minor improvements to the FPGA firmware, we will meet or exceed the 12GeV trigger electronics requirements. 
